Holiday Closure

Please note our office will be closed on November 27th and November 28th, due to the Thanksgiving Holidays. Production will resume December 1st.

Glossary

There are 12 entries in this glossary.
Search for glossary terms (regular expression allowed)
Begin with Contains Exact termSounds like

Glossaries

All A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Term Definition
RAM
Random access memory. A data storage device for which the order of access to different locations does not affect the speed of access, except for bursts. Data is typically stored in RAM temporarily for use by the process or while the computer is operating. FPM, EDO, SDRAM, DDR, etc. are all types of RAM.
Rank
A group of DRAMs that are tied to a single, unique chip select. Note that there is a distinction between rank (for a memory module) and bank (for a DRAM). The number of chip selects on the memory controller will determine the number of memory ranks it can support. DIMMs that have a single chip select are called 1-rank (one rank or single rank). DIMMs can have multiple chip selects, DIMMs that have two chip selects are called 2-rank (two rank or dual rank) and DIMMs that have 4 chip selects are called 4-rank (four rank or quad rank).
RAS
Row address strobe. The signal that tells the DRAM to accept the given address as a row address. Used with CAS and a column address to select a bit within the DRAM.
RDRAM
Rambus DRAM is a revolutionary type of DRAM that uses a 16-18 bit data path and is designed to operate with FSB speed of 800MHz, producing a burst transfer rate of 1.6 gigahertz.
Read Time
The amount of time required for the output data to become valid once the read and address inputs have been enabled. Generally called access time
Refresh
The process used to restore the charge in DRAM cells at specific intervals.
Refresh Rate
A count of the number of rows (in thousands) refreshed at a time in a refresh cycle. Common refresh rates are 1K, 2K, 4K, and 8K.
Registered Memory
Registers delay memory information for one clock cycle to ensure all communication from the chipset is collected by the clock edge, providing a controlled delay on heavily loaded memories.
Removable Disk
Storage media which are designed to be removed from the computer without powering the computer off.
RIMMTM
Rambus inline memory modules used for Rambus DRAM.
RoHS
Restriction of Hazardous Substances Compliant.
Row
Part of the RAM array; a bit can be stored where a column and a row intersect. Sometimes also referred to as a page.